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The second summer of the Ordnance Engineering, Guided
Missiles, curriculum at the Naval Postgraduate School is
devoted to an Industrial Experience Tour. The author was
i
privileged to spend this period with the Lockheed Missiles
and Space Division participating in the development of an
inverter power supply for space satellites. Coordination
of the tour and security clearance were handled by the
office of the Naval Inspector of Ordnance, Sunnyvale,
California,
Within the Communications Research Cec'iniques Depart-
ment, a team of five Lockheed engineers was assigned to
this project. It was to this team that the author was at-
tached. Preliminary investigation of the problem had al-
ready begun on one June when the tour commenced. At the
time of this writing the inverter is nearing readiness
for production.
The requirement was for a compact, lightweight in-
verter of e>ceptionul efficiency and reliability. The
primary power source may be a co» vei tional storage buttery
or, eventually, solar or fuel cells.
Unusual s;jeci i'ica ions aid design features include:
(a; Input dc voltage range from .:J. to 30 volCs. (b) Min-
imum efficiency and power f« ctor S5/o end C.8, respectively,
over an output range of 50 to 500 w^tts of three—phase




of 115 volts. (d) bYeiuency stability within O.OJ^ of
400 cycles per second. (e) Maximum five per cent distor-
tion as compared to a pure sine Mrave. (f) Use of a recent-
ly announced solid state device, the Silicon Controlled-
ilectifier, for rapid switc'iizig of substantial currents.
(g) Synthesis of the desired sine wave by digital lo^ic
techniques. ('») Output voltage regulation by pulse width
modulation. (i) Complete short—circuit protection.
Appreciation is expressed for the guidance ssist—
ance provided by Dr.C.Rothauge of tVie Post-graduate School;
«
also, Dr. .'!uehlner, .? 'r. Stewart, Mr. Kenrns and I'.r. Bigger-
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In a satellite currently under development, the require-
ment for repeated starting of several three-phase hysteresis
synchronoxis motors, -where only low voltage, direct current
power was available, indicated the necessity for design of a
special inverter power supply. Several more conventional
items of single and three—phase load are also to be support-
ed by this supply.
The >rimar- source of power will probably eventually be
solar or fuel cells, or some advanced form of storage battery.
The voltage of the source may be expected to vary between 22
and 30 volts, but 28 volts will be considered nominal.
Required power output also has a wide range; 50 to 500
watts. Voltage and frequency regulation are to be relatively
close? l/o from 115 volts and .02^ from 100 cycles, re-
spectively. Efficiency and reliability must be exceptionally
high. Environmental conditions of shock, vibration, tempera-
ture, etc. are definitely more severe than in usual land in-
stallations.
The approach to the design problem was made via analysis
of existing inverters, study of digital logic techniques for
voltage regulation, and investigation of Silicon Controlled-
Rectifier characteristics for use as power switches.
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Pig. 1 Block Diagram of a Typical Existing Inverter
In this commercially available inverter, a sine wave is
generated by a crystal controlled oscillator, or •clock'.
From this wave are generated three-phase square w.ves by
means of counting down, phase splitting, and wave squaring.
These square waves are amplified in drivers and power tran-
sistor output switches. Filters, of which the output trans-
former secondary may be a part, remove the harmonics to pro-
vide sine wave power. Output voltage is compared with a
zener diode reference and used to control the d.c. regula-
tor by on—off tine-modulation of the germanium power tran-
sistors therein.

Considerable power is lost in this system; major sources
of loss are the D. C. regulator, driver st<_ge , and output
filters.
D. C. regulator loss is due to the relatively heavy cur-
rents flowing in the germanium transistors, even though their
forward resistance when operating in the 'switching' mode is
low.
Driver stages also operate in a switching rode as the
square wave input drives them alternately from cutoff to
saturation. Both the power loss within the drivers and their
power output, which is dissipated as the base drive for the
output stages, are significant; particularly when considering
efficiency at minimum loads.
Output filter loss is due largely to the approximate 20$
harmonic content of the square wavefori..
An example of this type of inverter was procured a, d
tested for eCficiency. Losses in the various sections when






Power Stages and Filters
Total
Hence efficiency ( 1^ ) Lo d
Load + Losses 7 r .8
This is in striking contrast with the 85U efficiency speci-











\s u point of departure, this inverter nevertheless
includes several features -coi.sidered essential. For accur-
ate frequency and inter-phase relation control, a precision
oscillator running at at least three tines the output fre-""*
'
quercy is required. Therefore, a crystal oscillator trill
be used. Practical cr stal oscillators have a i uch higher
frequei cy than theabove minimum (120C cycles in a 4 cycle
system), so that some countdown system must be used.
Filters will continue to be necessary for anything less
than a pure sine wave form delivered at the secondary of the
output transformer. As this is impractical, some form of
sine wave synthesis having a lower harmonic content than the
simple square wave but attainable by relatively simple cir-
cuitry is indicated. Katurally, the filter used must be
designed for maximum efficiency.
Phe current-switching function, performed by germanium
power transistors here, can be handled with much less drive
power by the newly announced Silicon Controlled-Rectifier;
a four layer, solid-state device having characteristics
somewhat similar to a thyratron.'
Finally, it appears that some other means of voltage
regulation than a series method operating on the input dc
supply will be necessary. Since digital logic is contem-
plated for synthesizing the desired sine wave as a series
of steps, width modulation of the top step, (thus varying
effective voltage) seems attractive. It is contemplated
that output voltage variations due to varying supply volt-






Di ;ital Logic for Synthesizing a sine I'/ave
Via Step Functions
Application notes provided by the manufacturer indicate
that the Silicon Controlled-Rectifier can be turned on and
off +i& short pulses in proper time sequence. Thus we are
naturally led to digital logic teeliniques.
The first sinusoid synthesis analyzed was a twelve step







Fig. 2 Twelve Step Synthesis of a Sine Wave
Step amplitudes of 25'<>, 7C;>, and ICO'v of maximum current
are to be attained by six Silicon Controlled-Rectifiers
(SCR's) and taps on a transformer primary. Each step is
to have a duration of some multiple of one—twelfth cycle
except that the width of the top and bottom steps should be
variable, i.e. that times three, five, nine, and eleven can be
advanced or retarded as shown. The extremes of such varia—

tion are the cases where there is no 70% shep and where
there is no 100^> step.
A Fourier analysis of this waveform for the unmodulated
case (top step has duration of one .rixlh cycle) was perform-
ed. Phis analysis was commenced at the center of the top
step and extended only through one—fourth cycle due to sym-
metry. Only odd harmonics will be present as f(X)=-f()(ti),
- 2 f r ^ 2nTTX
An ~ T J ^ (x) C05 ~T""~" dx
B A - o as -f unction is odd.
T/ 0<X<viVA o ^ TT V r \ If
%
T
*£ /cosi^ax + /jcos^cix + /.25co,^axl




Total >ower CPT ) = |{o^fi+ (.ifr;^5^fz]=.sn5
Percent or Py i n P, = i^' = J*2. - 97.
97%

Relative powers in each odd harmonic up to the 15th
were computed to determine the nature of the filtering
problem and are tabulated herewith. Corresponding values
for a square wave are included for comparison.
n Vn An An rms(AnrW % PT %PT(*LJ
1 1.272 1.! 000 .711o ,50o4 97.735 81
3 .4-24 .02120 .0149 .01 2; .0435 8.9
5 . 254 .00254 .0018 .0000032 .^006 3.2
7 .182 -.0-182 -.0 13 .0000017 .; 003 1.04
9 .142 -.00710 -. 05 . ; 025 .• 004 1
11 .110 -.09 150 -.CG47 . 042 .8106 .61
13 .098 .07740 .0547 .003 .579 .48
15 .080 .0043 .003 .C00C09 .0017 .36
It is noted that the only significant harmonics are the
11th and 13th and ere easily filterable.
Similar analyses were performed for the extreme width
modulation cases:
Max. *Vidth (no 70$ step) :;in. Width (no 100^ step)
n An Ar\rrr\s (Ar^™) °/oPT An A n^>^s(Ar>rms| /o rT
l 1.15 .813 .06 95.85 .815 .576 .532 95.50
3 -.106 -.075 .0056 .812 .106 --.075 .0056 1.613
5 -.1010 -.072 .0052 .751 — .C36 -.025 CO .173
7 .0728 .(52 .027 .301 .0026 .018 . 03 .080
9 .0355 .(•20 .0000 .087 . G 3 6 .025 .0006 .173
11 -.1045 -.074 . 0055 .797 .074 .052 .0027 .778
13 . 0882 .002 .0038 .551 • 063 .045 . 2 .576
15 -.0215 -.015 .0002 .0-9 .0< 2 .016 .00' 2 .058
Kote: The filtering problems hero are appreciably worse but
with 5/o distortion allowed and the expectation that extreme











Pig. 3 Output Stage for Twelve Step 7ave
With the controlled rectifiers and tapped transformer
shown in Pig. 3, the desired wave form requires fie follow-
ing switching sequence:
Time 1 2 3* 4 5* 7 8 9* 10 11* 12
Rectifier turn-on 123-21654 - o
Rectifier turn-off G12-32165 -4 5
(* times variable by pulse width modulation)
Specifications for the Silicon Controllec'-llectificr
state that a pulse with minimums of three volts, 80 nilliamps,
and two t icroseconds will serve as a turn-on pulse under the
worst possible conditions. Therefore, as SCR drivers, a
set of six blocking oscillators capable of delivering four
volt, 10n ma. , 15 microsecond pulses were contemplated. A
seventh, common turn-off driver will also be required.




9 8&11 7&12| ltol2
The digital logic circuit designed to provide these
triggers is shown in Pig. 4. Essentially it is a four-stage





















counter utilizes feedback arranged to cause a repetitive
sequence of twelve counts. For laboratory testing a series
of J.Q/J s positive pulses from a pulse generator -was substi-
tuted for the crystal clock* All turn-on pulses to drivers
are coincident with the trailing edges of the 20 14s pulses,
whereas turn-off pulses occur at their leading edges, thus
ensuring that no SCR turns on before the preceding one turns
off.
Before committing this design concept to hardware it
seemed advisable to construct and test actual circuitry for
turning on and off the Silicon Controlled-Itectif iers; the
manufacturers application sheets furnishing only 'suggested'
circuits for these functions.
The considerable difficulties in achieving satisfactory
turn-on and turn-off will be described in a later section.
It will suffice to say here that tho number of auxiliary com-
ponents which appeared to be necessary, combined with the
basic six SCR's, their six drivers, and the associated logic
circuitry, (all to be tripled for a three phase system)
strongly advocated a simpler wave synthesis with fewer com-
ponents.
It was decided to determine whether a single pair of SCR's,
the same number required to develop a square wave, could be
utilized to produce a -save form with sufficient fundamental
power to meet the 85% efficiency specification. The scheme
selected was a "Four Step" or "Delayed square ,;ave" as



























Fig. 5 "Delayed Square Wave" Synthesis
A Fourier analysis of this waveform for eac:> of throe
cases was made. The cases were:
1. ! oninal supply voltage (28 v) case, where the posi-
tive and negative excursions have twice the duration
of the zero-level, 'delay 1 period.
2. Kaximum supply voltage case (30 v) where the positive
and negative excursions will be narrowed by one twen-
ty-fourth of a cycle i'rom the 'Nominal' case.
3. Minimum voltage (22 v) case where excursions are
widened by one twenty fourth cycle.
The calculations for the 'Kominal ' case and the tabula-
tion for all three cases are as follows:
A n ~- \ //foo cos 2-^*dx
2 r /'fc enirxj., (\ .- *yvTT* j„ f ^ . 2nTTx. ~


















Percent of fotal Power in each Harmonic for each Case:











percentage of total power which is available at the
fundamental frequency in this waveform is considered suffi-
cient to justify developing digital logic circuitry therefor.
The first >roblem is to determine the wave forms which tnust
be delivered to the three pulse width modulators and to de-
vise a scheme for obtaining them from the output of the clock.
Phe frequency of the clock was set at 19.2 kilocycles (the
48th harmonic of 400 cycles) as there was a stable transis-
torized circuit already available at that frequency; also,
that frequency is the product of i.O and a multiple of three,
thus adapting it to a three—phase system. The crystal oscil-
lator clock circuit shorn in Fig. 6 includes a standby LC
oscillator which automatically takes over in care of failure,
providing a source of only slightly less stability.
As will be explained later, ar. 80( C3'cle wave trail, is
required to synchronize each pulse width modulator.' Thus,
three such waives differing in phase by 120 egroes will be




















sA/ySAr—-K j * \AAM£
—























Pig. 7 " avef or- s Tor Synchronizing Pulse Width
Modulators and Corresponding TJnfiltcred Inverter Out >uos
The approach to developing the necessary logic circuitry
commences with writing a 'Truth Table' listing the binary
or 1 conditions lor the three waves at one—sixth cycle inter*
vals. This spacing is due to the fac I that there is an
'event'; specifically, a rise or fall, occurring every one-
si- th of a cycle. This fact implies that an inpui to the pro-
posed logic circuit having a frequency of si: times 400, or
4.8 KC, is required. Phis frequency is had by two cascaded










Fig. S Countdowns Multivibrator
The basic element to be used in the logic circitry is
a binary choice circuit, (0 or 1), or "flip-flop". To form
the required six combinations of and 1, it is necessary to
form eight combinations and reject Wo of them. Further,
some means of feedback between the various flip-flops is re-
quired to establish and maintain the desired cyclic sequence.
Three fli
;
>-flops are required as they produce binary combina-
tions in numbers equal to that 'power of two 1 represented by
the number of flip-flops.
A characteristic of the flip-flop is that it will remain
in either the (or 1) condition until a 1 (or 0) input causes
it to reverse. The truth table and a digital logic circuit
capable of producing the binary number combinations listed in
15

that table are sho-vm in Fig. 0.
Operation of the logic circuit is as follows: 4.8 KC
clock pulses 'enable 1 all \, Y, and Z 'and' circuits at
every such pulse. Assume that the three flip-flops are
initially in any one of eight combinations of conditions
e-cept 000 and 111 (there being no instant when waves \, Y









































time X Y Z
(o o »
1 / / o
2 / o o
3 / o /
4 o /
5 o / /
6 o /
/ / / O
{Com h • r\a ti on s ooo
and ii I rejected )
Fig. 9 Ring Counter JJlock Diagram and Truth Cable
At the instant of the trailing edge of the first clock
pulse to arrive, the flip-flops v/ill assune the next conbina-
tion of states in the truth table, and so on, cyclically. In
the event ,'iat the combination (000) exists initially, the
"and" and "inhibit" circuits, shorn; together at the lower left,
function to sot vi combination number 5, ie. (Oil). If combina-
tion (ill) exists initially, those circuits set up (CCl ),
then (Oil), as before.
A schematic of the 'Ring Counter* (so callod because of

the feedback arrangement and cyclic operation) is shown in
Fir. l .
The three phase square vaves X, Y, a..d Z are at 300
cycles and are applied to the t!u*ee pulse width modulators.
Additional di :i bal logic circuitry will follow the pulse
width modulators to 'sort out' the time—varying pulses re-
quired for triggering the drivers which gtte the Silicon Con-
trol led-I'tectifi ers. This additional logic will be described
in the ne>.t section in conjunction with the development of
















































Voltage Reflation by Pulse Width Modulation
In the preceding section we saw that the area under a
stepped wave , -and thus its effective voltage, could be varied
by varying the width of the top step. Three-phase square
waves \, Y, and Z are o£' constant frequency as developed by
clock and ring counter and thus do not provide the required
variable width. Che design of a variable pulse width modula-
tor (P"(7.) which will produce a train of time—varying driver
trigger pulses from waves X, Y, and Z will be described in
this section.
The basic principle first selected was that of keying a
saturable—core square—wave oscillator from either ' > Y, or Z,
then varying the width of its positive and negi tive excursions
by means of saturable reactors. The width variation must be
symmetrical about some central point to r;< intain accurate
phase relationship between the tliree phases.
A basic saturable-core square wave oscillator is shown
in Pig* 11. i'he principle of operation is as follows: The
ini'ial flow of current in oho collector circuit of one tran-
sistor exceeds that flowing in the other and unbalanced cur-
rents flow in the two h; Ives of the transformer primary. The
effect of the heavier current in one half is to induce ; volt-
age in the other half in such a direction as to bias the more
heavily conducting transistor into even heavier conduction,
when applied via a suitable resistor to its base* Simul-
taneously, a signal of opposite p'u se is connected to the
19

Fig. 11 Basic Saturable-Core Squ re 'V'ave Oscillator
base of the more lightly conducting transistor to further re-
duce its conduction towards cut-off. This action is regenera-
tive and continues until the transformer core saturates and
the transformer c n no longer maintain a rising collector cur-
rent. A.t this time the currents reverse and the conducting
transistor is cut off -while the non-conducting unit is driven
into conduction, and so on. The resulting output wave at the
secondary is esren ially square, .i th a repetition ra.,e depend-
in'!; on: (<•. ' supply voltage, (b; inductance of the primary
and, (c) peak collector curreit drawn by the conducting tr n-
sist'>r.
For purposes of design, frequency is controlled b vary-
ing: (a) the number of primary turns, (b) transformer core
area and material and, (c) the feedback current*
The familiar principle of synchronizing a multivibrator
by injection of a frequency slightly higher than its free run-
ning rate seemed feasible here, so the oscillator was designed
to ran at slightly less than 800 cycles at a supply voltage
of fifteen volts. Incidentally, this value of 15 volts was

arbitrarily selected as the output voltage of a regulated dc
power supply for all >•+ requirements within the inverter con-
trol circuits. This choice was based on the ratings of the
numerous transistors used and the lower limit of 22 volts to
be expected from the primary power source.
For preliminary experimentation the oscillator was allow-
ed to free-run during the development of the width modulation
device.
The width modulation is to be provided by a pair of sat-
urable reactors in series with the oscillator transformer sec-
ondary. The circuit design for oscillator with width modulator


















Fit. 12 Saturable-Core Oscillator with Width r.!odulatioi.
When zero current flows in the control windings of the
saturable reactors, the transformer output s i turates the re-
actor cores almost instantly and the waveform is essentially
unaltered. As curre.' t is ii creased via the 'Width* control,
21

a reverse biasing flux is set up in the reactor cores which
must be overcome by the flow of square wave current in the
load windings before the cores can be saturated. As a con-
sequence, the leading edges of the square waves are delayed
as shown at the right.
As the leading edges of the resulting s auare waves will
be differentiated to initiate pulses for triggering the SCR
drivers, a fast and clearly defined rise Lime is necessary.
Unfortunately, the rise time in the original design was meas-
ured to be 34 microseconds; entirely too slow for the purpose.
Two different reactor core materials were tried; Orthonol and
HiHiuSO , each spirally wound of one mil tape. Rise time was
essentially the same with both but was fast enough to serve
as the input to a pair of push—pull switching transistors.
These transistors are driven into saturation and give a rise
time of two microseconds.
The variation of square wave width was observed to be
relatively linear as biasing current(width control) was var-
ied, and symmetrical in the sense that the two output wave-
forms were delayed the same amount. The battery and poten-
tiometer used here for biasing the saturable reactors will be
replaced in the final design by an input derived from an out-
put-voltage error sensor.
The next step was to synchronize the saturable core os-
cillators by means of a series of short—duration pulses with
an 800 cycle repetition rate. These pulses were supplied by
test square—wave and pulse generators during laboratory de-







Fig. 13 Magnetic Pulse *?idth Modulator
800 cycle square waves, X, Y, and Z from the ring coi.-nter*
The method used was to add a synchronizing winding to the
core of the transformer whose primary forms part of the oscil-
lator circuit. Synchronizing pulses are supplied to this
winding via a transistor amplifier stage*
The final magnetic pulse width i odulator using the var-
iable saturable reactor principle is shown in Pig. 13.
For the develo]«nent of a sequence of four pulses which
tun.— O): and turn—off the forward and reverse SCK's (via thci
drivers) to form the final output wave , C/^ r.i;d Cgare counted
down to provide Aj* "l,W» j andB^; each containing altern;to
excursions of its parent wave form. Sen Pig* 14*
The logic circuitry for coun tin?;—down of 6*^ aid Oa is
very simple and is shown in Pig. 15. A 400 cycle square wave
O and its complement Q (ISO degrees) are used with ^ and^g
as inputs to four "and" circuits in which bo th inputs must
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For the pur osc of detecting deviations of inverter out-
put volta.re from the desired 115 volts ami applying a compen-
sating- change of control winding current to the P'.W. 9 the am-
plifier circuit of Fi > 16 -was designed. Sampled 115 volt, 400
cycle ac is rectified, filtered^ and compared at reduced volt-
age to a zener-diode reference (1N429). transistor amplifiers
vary control -rinding currents in the saturable reactors of
the PT! .
Adequate control of output voltage was achieved when the
loop was closed but certain aspects of the magnetic pulse
width modulator were not completely satisfactory. Some of
these characteristics were as follows: (a; instability of
keying of saturable-core square-wave oscillators, (b) asym-
metry of the amount of advance versus delay of output trigger
pulses as the control current was varied, (c) excessive power
consumed, (d) excessive bulk and weight, and (e) excessive
care required in matching of cores and windings of saturable
reactors.
These drawbacks were not considered completely disquali-
fying, but concurrent development of an all—transistor width
modulator showed sufficient promise to indicate its further
investigation prior to attempting to improve the magnetic P'VM.
The experimental circuit siown in Fig. 17 receives an 8 A G
cycle square wave ( ., Y, or Z) directly from the ring counter
and integrates it into a very linear and symmetrical sawtooth
wave. This sawtooth wave is ap died to one of a pair of
transistors (2K1036). To the second transistor of the pair,
a variable dc level is ap >lied. When the rising and falling
ao














































































sawtooth voltage transits this variable dc level, a square
;Tulse (straddling the sawtooth peak) is developed. Properly
diff erentiated and subjected to the digital logic manipula-
tion shown, the edges of this pulse serve as the trigger
pulses for the output stage drivers.
The final circuit and its waveforms are shown in Fig. 18.
It will be noted that a part of tho digital logic circuitry in-
dicated ii: Fig. 17 has been incorporated in this circuit. Che
remainder will appear in the output driver stage, or Blocking-
Oscillator Driver, to be developed in the following section.
The dc feedback amplifier to be used with this transis-
torized FBI is shown in Pig. 19. Upon completion of this new
transistorized version of the Fvi;, it was coupled to an output
stage and feedback amplifier and the loop closed. Oscillation
of the loop res- 1 te for the first few trials, but it was
possible co var the loop transfer function by corponent
changes and thus obtain stable operation.
Regulation of inve. ter output voltage by this latter
system proves to be linear over a generous range of supply—
voltage and load variations.
23

From DC Feedback Awpli-fVer





























































VPower Switching by Silicon Coutrolled-Rectifiers
The germanium power transistors used as switches in the
commercial inverter tested in the early stages of this project
were a serious source of power loss. At the heavy current
flows encountered , appreciable power was dissipated in these
transistors in spite of their low forward resistance* Other
disadvantages are their need for considerable base drive lower
and their unfavorable temperature characteristic.
At. attractive replacement for these transistors is the
Silicon Controlled-Rectifier (SCR) announced during 1958 by
General Electric. This is a four layer (pnpn), three junction,
solid state device capable of performing many of the tasks of
thyratrons and magnetic amplifiers.
Essentially the SCR is an ordinary silicon rectifier mod-
ified to block in the forward direction until a small signal
is applied to its gate lead. After this signal is applied,
the SC" conducts with forward characteristics similar to
those of v,n ordinary rectifier and continues conduction after
the signal is removed. The forward voltage drop is about iC'o
of that of a thyratron and its 'deionization* time is less b
several orders of magnitude.
The theory of operation of the SC is best described by
considering it as a P>;P and an KPN transistor pair with a
common collector junction, (a) and (b) in Pig. 2i . In


















Piff. 20 Principles of SCll Operation
at the emit ter £
(
which reaches the collector C\ . Similarly,
in (b) O^^is the fraction of electron current injected at ^
which reaches C-^ . The total current flowing in the pnpn
structure is the sum of currents flowing in the individual
transistor sections. The current crossing junction J^ has
three components:!^ = hole current from P eid region, ^-^i =
electron current from N end region, and X^ * leakage current.
Since the total current at uL must be equal to the external
current (i), a slight rearrangement shows that external cur-
rent (i) is equal to : -J-c o
1 -oc, -a^
If the values of Q(
x
and O^ are such that their sum is C.C,
then the current flowing is ten times the leakage current.
As the leakage current in a silicon pn junction can be made
32

very small, the total current trill also he sraall and we have
the 'off condition of the SC:. Ho/ever, if Ofj-hCX^Sr 1
the denominator is almost zero, the current is limited only
by the external circuit, and the 'on' condition exists. Physi-
cally, in the 'or; 1 condition the two center regions of the
SCR are saturated with carriers; giving all three junctions
forward biases. Hence, the entire potential drop across the
SCR is about that of one f orward-biased nn rectifier,
There are Wo mechanisms that may be used to increase
the CA S of the component junction transistors in order to
turn on the SCll. These mechanisms are shown in Fig. 21. The
current gain^ OC) increases slightly as the collector to emitter
voltage( V^gjis increased, until a voltage is reached where
the energy of carriers arriving at the collector pn boundary
is sufficient to dislodge additional carriers; producing a
form of avalanche breakdown analogous to a Town rend discharge
in gases. This causes an increase in O*. with voltage increase
aa shown in Fig. 21 (a). In typical silicon transistors C*
is quite low at low emitter currents but increases fairly
rapidly as emitter current'Xg ) is increased. (Fig. 21 b).
Both methods for increasing 0< say be used to turn on the SClt;
the former by increasing anode to cathode voltage, the latter
by introducing current a<, one of the bases (transistor action;.
Fig. 22 shows typical voltage/current characteristics
and operating regions of the SCR. In the f orw; rd-blocki;
g
region increasing forward voltage does not tend ,o increase
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Fig. 22 Operational Characteristics of Silicon Controlled-Rectifier
4-v
Fig. 23 Typical Operation of Silicon Controlled—Rectifier
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cation begins to t. i!,e )lace. Beyond this point current in—
ere se? r >idly until total current through the device is
sufficient to maintain the sun of the 0( $ equal to, or great-
er than, one. At this point the SCR goes into the high con-
duction region; provided that current through it remains above
the minimum 'holding' value. If current drops below the
'holding' level the SCR reverts to the forward blocking
region. In the reverse direction the SCR has essentially two
back—biased p junctions in series and thus has characteris-
tics similar to those of back-biased silicon rectifiers. For
increasing values of gate current, the region of charcc teris-
tics between 'forward-blocking' and 'holding—current' is nar-
rowed and forw;.rd-brerkover voltage is reduced down to a point
where the entire forward—blocking region disappears. At this
point the voltage/current characteristics of the SCR are mere-
ly those of a pn rectifier. Fig. -3 illustrates the co, < i-
tions for severe 1 values of gate current*
In typical operation the SC is biased well belor; forw rd-
breakover voltage. Triggering is accomplished by injecting
currei t into the 'gate' lead which increases current flow
through the device by transistor action. Both alpha's are in-
creased, being current sensitive.
Jy proper design it is possible to r.ake the sum of the
alpha's gre. ter than one by increasing i,he current through
the g-te y a small amount* This lowers the breakover volt-
age below that impressed cross the device, thus allowing the
use of a higher forward breakover voltage than would normally
35

be ei-countered in the circuit, and the use of only mode-ate
trigger no-wer to st.irt the high-conduction mode. Again, when
the gate has triggered the SCM into high conduction, turn-off
can onl be achieved by reducing main current below the hold-
ing curre: t level.
The ga te-ca thode voltage/current characteri sties are
those of a forward biased pn junction diode. Since the in-
crease of alpha is achieved by an increase of current, this
is a 'current— triggered' device, as contrasted to the volt-
age-triggered gas thyratron; t'aun a low impedance source for
triggering must be used.
From the specifications of the various types of SCI'
available, the Type 035.S was selected as being adequate for
the switching problem at hand. C35A ratings of most interest
are: (a) aver, ge forward curre: t: C to 10 amps, (b) peak In-
verse Voltage: 10( volts, (c) maximum gate voltage and current
to fire: 3 volts and 25 ma., (d) average gate power: .5 watts,
(e' typical tun—on and turn-off times: 1 to 4.5 JLA sec. and
10 to 20 yU sec. , respectively.
Turn—on raises must have a duration sufficient to alio.;
anode current to build up to the holding curre. . t level and
are simply obtained with a blocking oscillator. Turn-off
pulses are a more serious pro: lor. , it being necessary to re-
duce anode voltage to zero, or even to a negative value, for
a considerabl longer tine. When the SCH is in the conduct-
ing state, each of the three juncti ms re in a condition of
forward bias and the trro base regions are heavilj' saturated
with holes and electrons (stored charge).
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Fig. 24 SCTl Biased in Conducting Skate
Minimum turn-off requires application of a reverse volt-
age which causes holes and electrons in the vicinity of end
junctions J| and J« (see Fig. 24) to diffuse to the junctions,
resulting in a reverse current in the exteinal circuit. Che
voltage across the SCR will remain at about +C.7 volts as long
as an appreciable reverse current flows. After the holes and
electrons in the vicinity of Jj and J« have been removed, the
reverse current will cease und J-, and JL will assume a blocking
state. The reverse voltage across the SCIl will then increase
to a value determined by the external circuit. Recovery of
the SCIl is still not complete since a high concentration of
holes and electrons still exists in the vicinity of Jp •
This concentration 'ccreases by the process of recombination
in a maimer largely independent of external bias conditions.
'Vhen it reaches a low value, ** ^ regains the 'locking state
and forward voltages, if less than the forward—brealcover value,
may be applied without causing turn-on.
Turii-off circuits suggested by the manufacturer included
shunt and series capacitor turnoff circui ts ai,d a shunt tran-












Fig. 23 Shunt Capnci tor furn-off Circuit
in simplified form in Pig. 25, seemed best ada >ted.
While the SCR is in the conducting state, source voltage
V appears across the load and charges capacitor C through re-
sistor ft so that the right side of C is positive with respect
to the anode. When turn-off is desired, switch S is momentari-
ly closed, connecting the positive terminal of C to the cath-
ode. Phis reverse biases the SCR and diverts lo.;d current
long enough for the SC;l to regain the forward blocking state.
With resistive loads I reaches zero as soon as the voltage on
C has reversed and reached the supply level. The Lft network
in series with C limits reverse recover ctirrent through the
SCIi to reasonable levels without inducing i^cessive voltage
uoon recovery. Ii. a practical circuit S is replaced by an-
other SCR.
A complete output stage for one phase was assembled in-
cludin two switching SC.i's, a center- tapped transformer, and
the associated turn—on and turn-off (shunt capacitor type)
circuitry. L'esting revealed that transid ts due to switching
of either SCii adversely effected the functioning of the other
and that turn-off was not sufficiently reliable. Ar improved

circ-ii t shown in Pig. 2o incorpon Los the following added
features: (a increased energy available for turn-off;
gained by use of resonan, charging of the shunt turn—off cir-
cuit, (b limiting of the core resetting surge, and, (c) coup-
ling of t'?rn-on and turn—off pulses from separate drivers via















Pig. d<j Experimental Output Stage
i'he sequence of operation of one side of this output
stage commence? with a short pulse, via pulse transformer PT.
applied to the gate of main-switching SCRl to turn it on. Due
to the low resistance of SCRl while conducting ,11+ appears
across the right half of the output transformer primary sup-
plying the loud and charging turn-off capacitor C,
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C. charges to 2B+ by resonant charging in series with inductor
L, and diode Dj.D, and turn-off rectifier SCR3 effectively
open to hold the charge on C. until a turn-off pulse viaPTg
fires SCR3 ,thus providing a low resistance path from C. to
SCRl.The charge on C.reverse biases SCRl until it regains
the forward blocking state. The left side of the circuit
functions in a similar manner to form the opposite excursion
of the desired delayed square -wave output. It is to be noted
that the value of 10 mfd.for C. and C exceeds the calculated
minimum value for adequate reverse biasing. This added measure
of safety is desired to preclude the possibility of both main
switching rectifiers firing at the same time.
Reliability of turn-on and turn-off of this circuit -was
found to be excellent under fixed load but suffered when the
load was varied over the 10 to 100J& range.To solve this prob-
lem the inductor in the resonant charging circuit was placed
on the same core with a winding in series with the output
transformer primary.Now, by autotranformer action, the charge
on the turn—off capacitor automatically adjusts to varying
loads and provides the extra energy required to achieve turn-
off when the main SCR is conducting heavily. Diodes D,and D~
were replaced by •charging* rectifiers (SCR£> and 6).These new
SCR's are provided with their own isolated gating pulses from
the blocking oscillator drivers.
The final output stage is shown in Fig. 27. At time t
SCR*s 1 and 5 turn on;SCR5 turns off when C. becomes charged.













Pig. 27 Single Phase Output Stage
and turn it off; SCR3 turns off when C. has discharged,At
t_ and t SCR*s 2, 4, and 6 function in a similar sequence
to form the negative excursion of the wave.
Interposed, between the pulse width modulator and the out-
put stage are two blocking oscillator drivers, one of which is
shown in Fig.28.Th£se drivers receive outputs one and two from
the PWM's and generate the turn-on, turn-off,and turn-off cir-














































Fig. 29 Output Filter
Filtering of the delayed square-wave from the output
stage is per formed by the filter shown in Fig. 29.
A complete single-phase system including clock, ring
counter, pulse width modulator, blocking oscillator drivers,
output stage, filter, and feedback amplifier was assembled and
tested for efficiency. Results are shown in the following
table and in Fig. 30.-
'
t
-o Load R Load V Out V In I In P Out P In P Loss Eff.
IOC 74 114.3 3( .3 7.5 176.6 227.3 50.7 77.7
90 83 115.2 29.8 6.9 159.0 205.6 45.7 77.3
8C 93 114.9 29.1 6.25 142 181.9 39.9 78.1
70 108 114 28.2 5.4 120.3 152.3 32 79
60 128 114.5 27.7 4.7 102.4 130.2 27.8 78.7
50 154 115 27.2 4.07 85.9 110.7 24.8 77.6
40 193 115.6 26.7 3.4 09.2 90.8 21.6 76.2
30 255 114.6 25.7 2.68 51 68.9 17.9 74
20 388 114.9 25.2 2 34 50.
4
16.4 67.5
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Fig. 3P Curves of Efficiency and Power Loss Versus Load
Efficiency attained regains below the specified 35 .
Some improvement may be made by optimizing various component
values but the main source of loss is believed to be due to
a failure to achieve the delayed square wave form, as shown
in the waveforms in Fig. 31. The waveform at the output
transformer secondary should resemble the delayed square wave
very closely in order to achieve the efficiencies found by
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Fig. 32 Short Circuit Protection Circuit
Design specifications require that the inverter be pro-
tected against short circuits on any one, two, or all, phases.
A logical approach to this problem is to utilize the features
of the existing pulse width modulator. This nay be done by
injecting an overriding signal from an overload current sensor
into the PWM to cause a quick shift to the minimum pulse width
state. Output current is thus limited to a level which pre-
vents damage to any component but the inverter stays 'alive';
ready to resume operation when the short is removed.
The best sampling point for load current is the lead to
the output transformer center tap. Use of a dropping re-
sistor as a sensor would entail power dissipation. The device
used here is somewhat similar to a current transformer for ac
ammeters. A small saturable toroidal core is slipped over
4G

the center-tap lead. Through a coil on this core is passed a
20 KC square wave from a small transistorized oscillator. As
the direct current through the center-tap lead increases , the
flu\ in the sensor, and thus its impedance, varies. The drop
across a resistor in series with the sensor winding is compar-
ed with a fixed voltage level representing some predetermined
overload current (15 amps here}. When this level is exceeded
in any one or more phases, all Pulse T.7idth i odulators receive
an input which overrides the normal voltage regulation signals
and cause their immediate shift to the minimum pulse width





Although the authors Industrial Experience Tour ended
before completion of this design project, the main operating
principles have been adequately proven and many of the circuits
established in their final form. It is the opinion of the
author that design specifications will be met and that the
completed device will represent a significant advancement
over similar inverters now available.
It is the current feeling in the design group that the
delayed square wave synthesis of a sine wave will have to be
















Pig. 33 Eight Step Wave Syntheses
This wave eliminates the periods when no SCR is firing
an*l thus presents a nore nearly constant impedance to the
filter. Also, it is a closer representation of a sine wave,
having less harmonic content to be lost in filtering.
An increase in the number of components and in circuit
48

complexity will ensue, unfortunately, but not to the extent
that existed in the early twelve-step wnve.
An overall block diagram of the inverter in its present
state of development is shown in Fig. 34. Discussion of the
input filter and regulated +15 volt control—circuit power sup-
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